

# Bumblebee (LBB-2)

## Cometlake-U Schematics

Project Code: 4PD0JH010001  
PCB(Raw Card): 19733-1

2020-03-03

### Properties of DUMMY: (BOM Control Parts)

Value	Description
(No Value)	ASM, assemble
DY	DUMMY, NOT ASM, not assemble
ZZ (No Need to Display)	ZZ parts for testpoint / shortpad / hole
PCBID	PCB ID for SW Team (PCB number)
SKUID	SKU ID for SW Team (CPU Type: non-vPro / vPro)
MEM_IDx_0 / MEM_IDx_1 (x = 0~4)	Memory ID for SW Team (0 = Low / 1 = High Level)
DDR4_CTRL	Memory Packaging Technology setting (SDP / DDP)
SDP / DDP	Number of identical die in package (1 = SDP, 2 = DDP)
APS / ISH / LPC / XDP	Debug Connectors (Assemble in 1st build only)
EMC	Follow EMC Team requested
NON_PSL / PSL	Support / Non Support KBC Power Switched Logic
WLAN_PCIE / WLAN_CNVi	Support WLAN type (PCIe or CNVi interface)
CHARGER_HS / CHARGER_LS	Charger High / Low Side MOSFET
VCCSA_HS / VCCSA_LS	VCCSA High / Low Side MOSFET

LBB-2

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **COVER PAGE**

Size  
A4

Document Number

**Bumblebee-2**


Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 1 of 106

# Bumblebee-2 Cometlake Block Diagram

Project Code: 4PD0JH010001  
PCB(Raw Card): 19733-1



■ External Connector/Socket  
■ Internal Connector/Socket  
⊗ Internal Switch

## RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1%)	Rating	Size
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
For the value, it can be read by the number before R. (R means resistor)  
For the tolerance, it can be read from the last letter.  
For the rating, we don't show on the symbol name.  
For the size, R2=>0402, R3=>0603, R5=>0805,.....

## CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size
SCD1U10V2MX-1	0.1uF	M/XSR	10V	0402
SC10U6D3V5MX	10uF	M/XSR	6.3V	0805
SCD2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is  
Capacitor type + value + rating + size + tolerance + material  
SCD1U10V2MX-1  
SC=> SMT Ceramic, TC=> POS cap or SP cap  
D1U => 0.1uF  
10V => the voltage rating is 10V  
2=> 0402, 3=> 0603, 5=> 0805  
M=> tolerance M, K, Z  
X=> X7R/X5R, Y=> Y5V  
1 => symbol version, nonsense to EE characteristic

## DESCRIPTION

BOM control parts :  
TEXT with PURPLE color near part reference

⚡ BOM control name  
Part reference  
Symbol name

## PCB Layer Stackup

- L1:Component
- L2:GND
- L3:Signal 1
- L4:VCC
- L5:Signal 2
- L6:Signal 3
- L7:GND
- L8:Signal 4
- L9:GND
- L10:Component

## Battery Charger/Selector

BQ25700ARSNR 44

System DC/DC  
TP551285B 45

19V\_DCBATOUT 5V\_SS 3D3V\_S5

DC/DC IMVP8  
NCP81218PMNTXG 46

DC/DC VCCPCUCORE  
NCP302045LMNTXG 47

DC/DC VCCGT  
NCP302045LMNTXG 48

DC/DC VCCSA  
NCP81253MNTBG 50

DC/DC 1D2V\_S3  
NB687GQ-C669-Z 51

DC/DC 0D6V\_VREF\_S0  
NB687GQ-C669-Z 51


DC/DC 2D5V\_S3  
NB687GQ-C669-Z 51

DC/DC 1D05V\_SUS  
RT8237CZQW 52


DC/DC 1D8V\_SUS  
RTS797ALGQW 53

3D3V\_S5 1D8V\_SUS

Main Func = CPU




[PECI] and [PROCHOT#]  
Impedance control: 50 ohm




CPU1 will use BOM control to Cometlake-U


If PCH\_TDO is set to Termination, R321 is 100ohm.  
If PROC\_TDO used, R321 is 51ohm.




## DOCK



## USBC




Design Guideline:  
Skylake processor signal eDP\_RCOMP should be connected to the VCCIO rail via a single 24.9  $\pm 1\%$   $\Omega$  resistor.




Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm 5\%$ resistor	NC

TABLE: Functional Strap

DDPB_CTRLDATA	HIGH	Port B is detected.
DDPB_CTRLDATA	LOW	Port B is not detected.
DDPC_CTRLDATA	HIGH	Port C is detected.
DDPC_CTRLDATA	LOW	Port C is not detected.




CHECK WHL design guide: DISP\_RCOMP


ZZ00CPU.271  
CPU1 will use BOM control to Cometlake-U

LBB-2


## DDR4 ball type: Non-Interleaved Type




Main Func = CPU




PCH strap pin: CFG3 CFG4






Layout Note:  
The total Length of Data and Clock (from CPU to each VR) must be equal ( $\pm 0.1$  inch).  
Route the Alert signal between the Clock and the Data signals.

## SVID DATA



## SVID CLOCK



## SVID ALERT





Figure 10-7. Routing Illustration for SVID Topology




Table 10-10. SVID Bus Routing Guidelines





Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2-W3-W4-W5 [inches]	W01 [inches]	W02 [inches]	R <sub>01</sub> [Ω]	R <sub>02</sub> [Ω]	R <sub>03</sub> [Ω]	R <sub>04</sub> [Ω]	VCC <sub>CP</sub> [V]
VIDSOUT											
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT #							56	Empty	Y	220	0

LMB-2

緯創資通 Wistron Corporation  
2/F, 88, Sec. 1, Hsin-Tai Rd, Taipei, Taiwan, R.O.C.

CPU(VCC\_CORE)  
Bumblebee-2  
Rev 1

46 VCCGT\_SENSE <<<<  
46 VSSGT\_SENSE <<<<  
46 VSSA\_SENSE <<<<  
46 VCCSA\_SENSE <<<<



LBB-2









***BLANK***


LBB-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <b>CPU (RSVD)</b>		
Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
Date: Tuesday, March 03, 2020		Sheet 9 of 106


Main Func = CPU







VCORE






VCCGT



VCCSA





TEST MODE 1 TP101  
TEST MODE 2 TP102  
TEST MODE 3 TP103  
TEST MODE 4 TP104




## SDP &amp; DDP SETTING

R1212-R1215:  
DDP: 240 ohm (64.24005.40L)  
SDP: 0 ohm (61.80034.10L)




## DDP x16 and SDP x16 Compatible Layout


▶ Alternate two layout, risk of VSS offset increases a little





## VDDQ/VDD 1uF x16



## VPP 1uF x8




## VTT 1uF x8




## SDP and DDP BOM Control Table

	SDP x16 8Gb	SDP x16 16Gb	SDP x16 32Gb	SDP x16 64Gb	SDP x16 128Gb
	SK Hynix K4A8G16WU-BCWE	SK Hynix K4A8G16WU-BCWE	SK Hynix K4A8G16WU-BCWE	SK Hynix K4A8G16WU-BCWE	SK Hynix K4A8G16WU-BCWE
DDR4_CTL	R1212 OR R1213 OR R1214 OR R1215 OR	OR OR OR OR	OR OR OR OR	OR OR OR OR	OR OR OR OR
SDP	R1221 ASM	ASM	ASM	ASM	ASM
DDP	R1220 DY R1224 DY	DY DY	DY DY	DY DY	DY DY


## VDDQ/VDD 10uF x5








## VPP 10uF x2



## VTT 10uF x2



TEST MODE 5 TPAD14-0P-GP 1 TP1301  
TEST MODE 7 TPAD14-0P-GP 1 TP1303  
TEST MODE 9 TPAD14-0P-GP 1 TP1304



#### SDP & DDP SETTING

R1331-R1334:

DDP: 2400 ohm (64.24005.40U)

SDP: 0 ohm (61.80034.1DU)

M.B. B01 ES 5 R1331 2 3820P-0-GP M.B. VREF\_CA

M.B. B01 ES 5 R1332 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1333 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1334 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1335 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1336 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1337 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1338 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1339 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1340 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1341 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1342 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1343 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1344 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1345 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1346 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1347 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1348 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1349 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1350 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1351 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1352 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1353 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1354 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1355 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1356 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1357 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1358 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1359 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1360 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1361 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1362 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1363 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1364 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1365 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1366 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1367 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1368 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1369 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1370 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1371 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1372 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1373 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1374 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1375 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1376 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1377 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1378 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1379 1 2070P-0-GP V.SA\_VREF\_CNTRB


M.B. B01 ES 5 R1380 1 2070P-0-GP V.SA\_VREF\_CNTRB

M.B. B01 ES 5 R1381 1 2070P-0-GP V.SA\_VREF\_CNTRB


M.B. B01 ES 5 R1382 1 2070P-0-GP V.SA\_VREF\_CNTRB

#### DDP x16 and SDP x16 Compatible Layout


- Alternate two layout, risk of VSS offset increases a little




#### VDDQ/VDD 1uF x16



#### VPP 1uF x8




#### VTT 1uF x8




#### SDP and DDP BOM Control Table

	SDP x16 8Gb		SDP x16 16Gb		SDP x16 32Gb	
	SK Hynix K4A8G16SWC-BWCE	SK Hynix H5AN6GNCMR-XNC	SK Hynix K4A8G16SWC-BWCE	SK Hynix H5AN6GNCMR-XNC	SK Hynix K4A8G16SWC-BWCE	SK Hynix H5AN6GNCMR-XNC
DDP4_CTL	R1331 OR R1332 OR R1333 OR R1334 OR	OR OR OR OR	OR OR OR OR	OR OR OR OR	OR OR OR OR	OR OR OR OR
SDP	R1340 ASM	ASM	ASM	ASM	ASM	ASM
DDP	R1339 DY R1312 DY	DY DY	DY DY	DY DY	DY DY	DY DY

#### VDDQ/VDD 10uF x5



#### VPP 10uF x2



#### VTT 10uF x2



BLANK

LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title DDR (RSVD)		
Size A4	Document Number Bumblebee-2	Rev 1
Date: Tuesday, March 03, 2020		Sheet 14 of 106

<p><b>HW Strap</b></p>	<p><b>GPP_B14 / SPKR</b></p> <p>The Board Connector</p> <p>Rising edge of PCH_PWROK</p> <p>This signal has a weak internal pull-down.</p> <p>0 = Disable "No Reboot" mode. (Default)</p> <p>1 = Enable "No Reboot" mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK is high.</li> <li>Configuration will be able to clear this HW Strap bit.</li> <li>The strap of this strap is disabled using the strap strap bit (check the strap strap bit in the strap strap bit).</li> <li>This signal is in the primary well.</li> </ol>	<p><b>GPP_B18 / GSPID_MOSI</b></p> <p>No Reboot</p> <p>Rising edge of PCH_PWROK</p> <p>This signal has a weak internal pull-down.</p> <p>0 = Disable "No Reboot" mode. (Default)</p> <p>1 = Enable "No Reboot" mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after PCH_PWROK is high.</li> <li>This signal is in the primary well.</li> </ol>	<p><b>GPP_C2 / SMDALERT#</b></p> <p>TLS Confidentiality</p> <p>Rising edge of RSMRST#</p> <p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after RSMRST# de-asserts.</li> <li>This signal is in the primary well.</li> </ol>	<p><b>GPP_B22</b></p>
<p><b>GPP_C5 / SMDALERT#</b></p> <p>eSPI or LPC</p> <p>Rising edge of RSMRST#</p> <p>This signal has a weak internal pull-down.</p> <p>0 = LPC is selected (for IC). (Default)</p> <p>1 = eSPI is selected (for IC).</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after RSMRST# de-asserts.</li> <li>This signal is in the primary well.</li> </ol> <p><b>Warning:</b> If this strap is configured to 'V' (eSPI is disabled), the eSPI Flash Sharing Mode strap must be configured to 'V' as well (SAFS is disabled).</p>	<p><b>GPP_B12</b></p>	<p><b>GPP_D12 / ISH_SPL_MOSI / GSPID_MOSI</b></p> <p>Reserved</p> <p>Rising edge of RSMRST#</p> <p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>	<p><b>GPP_B23 / SMDALERT# / PCHHOT#</b></p> <p>Intel® DCI-OOB</p> <p>Rising edge of RSMRST#</p> <p>This signal has an internal pull-down.</p> <p>0 = Disable Intel® DCI-OOB (Default)</p> <p>1 = Enable Intel® DCI-OOB</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>The internal pull-down is disabled after RSMRST# de-asserts.</li> <li>When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.</li> <li>This signal is in the primary well.</li> </ol>	<p><b>GPP_C5</b></p>
<p><b>GPP_C5</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_B23</b></p>	<p><b>GPP_C5</b></p>
<p><b>GPP_C5</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_B23</b></p>	<p><b>GPP_C5</b></p>
<p><b>GPP_C5</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_B23</b></p>	<p><b>GPP_C5</b></p>
<p><b>GPP_C5</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_D12</b></p>	<p><b>GPP_B23</b></p>	<p><b>GPP_C5</b></p>

61 WLAN\_PCIE\_RX\_N  
61 WLAN\_PCIE\_RX\_P  
61 WLAN\_PCIE\_TX\_N  
61 WLAN\_PCIE\_TX\_P

31 LAN\_PCIE\_RX\_N  
31 LAN\_PCIE\_RX\_P  
31 LAN\_PCIE\_TX\_N  
31 LAN\_PCIE\_TX\_P

63 SSD\_PCIE\_RX\_N0  
63 SSD\_PCIE\_RX\_P0  
63 SSD\_PCIE\_TX\_N0  
63 SSD\_PCIE\_TX\_P0

63 SSD\_PCIE\_RX\_N2  
63 SSD\_PCIE\_RX\_P2  
63 SSD\_PCIE\_TX\_N2  
63 SSD\_PCIE\_TX\_P2

63 SSD\_PCIE\_RX\_N4  
63 SSD\_PCIE\_RX\_P4  
63 SSD\_PCIE\_TX\_N4  
63 SSD\_PCIE\_TX\_P4

63 SSD\_PCIE\_RX\_N6  
63 SSD\_PCIE\_RX\_P6  
63 SSD\_PCIE\_TX\_N6  
63 SSD\_PCIE\_TX\_P6

63 SSD\_PCIE\_RX\_N8  
63 SSD\_PCIE\_RX\_P8  
63 SSD\_PCIE\_TX\_N8  
63 SSD\_PCIE\_TX\_P8

63 SSD\_PCIE\_RX\_N10  
63 SSD\_PCIE\_RX\_P10  
63 SSD\_PCIE\_TX\_N10  
63 SSD\_PCIE\_TX\_P10

63 SSD\_PCIE\_RX\_N12  
63 SSD\_PCIE\_RX\_P12  
63 SSD\_PCIE\_TX\_N12  
63 SSD\_PCIE\_TX\_P12

63 SSD\_PCIE\_RX\_N14  
63 SSD\_PCIE\_RX\_P14  
63 SSD\_PCIE\_TX\_N14  
63 SSD\_PCIE\_TX\_P14

63 SSD\_PCIE\_RX\_N16  
63 SSD\_PCIE\_RX\_P16  
63 SSD\_PCIE\_TX\_N16  
63 SSD\_PCIE\_TX\_P16

71 TBT\_PCIE\_RX\_N0  
71 TBT\_PCIE\_RX\_P0  
71 TBT\_PCIE\_TX\_N0  
71 TBT\_PCIE\_TX\_P0

71 TBT\_PCIE\_RX\_N2  
71 TBT\_PCIE\_RX\_P2  
71 TBT\_PCIE\_TX\_N2  
71 TBT\_PCIE\_TX\_P2

71 TBT\_PCIE\_RX\_N4  
71 TBT\_PCIE\_RX\_P4  
71 TBT\_PCIE\_TX\_N4  
71 TBT\_PCIE\_TX\_P4

71 TBT\_PCIE\_RX\_N6  
71 TBT\_PCIE\_RX\_P6  
71 TBT\_PCIE\_TX\_N6  
71 TBT\_PCIE\_TX\_P6

71 TBT\_PCIE\_RX\_N8  
71 TBT\_PCIE\_RX\_P8  
71 TBT\_PCIE\_TX\_N8  
71 TBT\_PCIE\_TX\_P8

71 TBT\_PCIE\_RX\_N10  
71 TBT\_PCIE\_RX\_P10  
71 TBT\_PCIE\_TX\_N10  
71 TBT\_PCIE\_TX\_P10

71 TBT\_PCIE\_RX\_N12  
71 TBT\_PCIE\_RX\_P12  
71 TBT\_PCIE\_TX\_N12  
71 TBT\_PCIE\_TX\_P12

71 TBT\_PCIE\_RX\_N14  
71 TBT\_PCIE\_RX\_P14  
71 TBT\_PCIE\_TX\_N14  
71 TBT\_PCIE\_TX\_P14

71 TBT\_PCIE\_RX\_N16  
71 TBT\_PCIE\_RX\_P16  
71 TBT\_PCIE\_TX\_N16  
71 TBT\_PCIE\_TX\_P16

71 TBT\_PCIE\_RX\_N18  
71 TBT\_PCIE\_RX\_P18  
71 TBT\_PCIE\_TX\_N18  
71 TBT\_PCIE\_TX\_P18

71 TBT\_PCIE\_RX\_N20  
71 TBT\_PCIE\_RX\_P20  
71 TBT\_PCIE\_TX\_N20  
71 TBT\_PCIE\_TX\_P20

71 TBT\_PCIE\_RX\_N22  
71 TBT\_PCIE\_RX\_P22  
71 TBT\_PCIE\_TX\_N22  
71 TBT\_PCIE\_TX\_P22

71 TBT\_PCIE\_RX\_N24  
71 TBT\_PCIE\_RX\_P24  
71 TBT\_PCIE\_TX\_N24  
71 TBT\_PCIE\_TX\_P24

71 TBT\_PCIE\_RX\_N26  
71 TBT\_PCIE\_RX\_P26  
71 TBT\_PCIE\_TX\_N26  
71 TBT\_PCIE\_TX\_P26

71 TBT\_PCIE\_RX\_N28  
71 TBT\_PCIE\_RX\_P28  
71 TBT\_PCIE\_TX\_N28  
71 TBT\_PCIE\_TX\_P28

71 TBT\_PCIE\_RX\_N30  
71 TBT\_PCIE\_RX\_P30  
71 TBT\_PCIE\_TX\_N30  
71 TBT\_PCIE\_TX\_P30

71 TBT\_PCIE\_RX\_N32  
71 TBT\_PCIE\_RX\_P32  
71 TBT\_PCIE\_TX\_N32  
71 TBT\_PCIE\_TX\_P32

71 TBT\_PCIE\_RX\_N34  
71 TBT\_PCIE\_RX\_P34  
71 TBT\_PCIE\_TX\_N34  
71 TBT\_PCIE\_TX\_P34

71 TBT\_PCIE\_RX\_N36  
71 TBT\_PCIE\_RX\_P36  
71 TBT\_PCIE\_TX\_N36  
71 TBT\_PCIE\_TX\_P36

71 TBT\_PCIE\_RX\_N38  
71 TBT\_PCIE\_RX\_P38  
71 TBT\_PCIE\_TX\_N38  
71 TBT\_PCIE\_TX\_P38

71 TBT\_PCIE\_RX\_N40  
71 TBT\_PCIE\_RX\_P40  
71 TBT\_PCIE\_TX\_N40  
71 TBT\_PCIE\_TX\_P40

71 TBT\_PCIE\_RX\_N42  
71 TBT\_PCIE\_RX\_P42  
71 TBT\_PCIE\_TX\_N42  
71 TBT\_PCIE\_TX\_P42

71 TBT\_PCIE\_RX\_N44  
71 TBT\_PCIE\_RX\_P44  
71 TBT\_PCIE\_TX\_N44  
71 TBT\_PCIE\_TX\_P44

71 TBT\_PCIE\_RX\_N46  
71 TBT\_PCIE\_RX\_P46  
71 TBT\_PCIE\_TX\_N46  
71 TBT\_PCIE\_TX\_P46

TBT AR-LP

M.2 PCIe SSD

WLAN

GBE PHY

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN

WWAN


WWAN

WWAN

WWAN

WWAN

WWAN



#### Layout Note:

- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
- Note: Must maintain low DC resistance routing (60 ohm).
- Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

#### SATA Configuration

Pair	Device
0	NC
1A	M.2 SATA SSD
2	NC

#### PCIe Configuration

Pair	Device
1	Media Card Reader
2	NC
3	NC
4	NC
5	TBT (AR-LP)
6	NC
7	NC
8	NC
9	M.2 PCIe SSD
10	M.2 PCIe SSD
11	M.2 PCIe SSD
12	M.2 PCIe SSD
13	WLAN
14	GBE
15	NC
16	WWAN

#### USB3.0 Configuration

Pair	Device
1	NC
2	USB3 Type-C Port1
3	USB3 Type-A Port2 (AOU)
4	USB3 Type-A Port4
5	NC
6	NC

#### USB2.0 Configuration

Pair	Device
1	Smart Card Reader
2	USB3 Type-C Port1
3	USB3 Type-A Port3 (AOU)
4	USB3 Type-A Port4
5	Touch Screen
6	WWAN Card
7	RGB/IR Hybrid Camera
8	Fingerprint
9	Bluetooth (CNV)
10	Bluetooth (CNV)

Media Card Reader

USB3.1 Type-C X-bar switch (P58747)

USB TYPE-A (AOU) GEN1 / USB3

USB TYPE-A GEN1 / USB4

Smart Card Reader

USB TYPE-C / USB1

USB TYPE-A (AOU) / USB3


USB TYPE-A / USB4

Touch Panel

M.2 WWAN Slot

RGB Camera & IR Camera

Fingerprint














Main Func = PCH



The internal pull-down is disabled after PLTRST# deasserts




**ZZ.00CPU.271**  
CPU1 will use BOM control to Cometlake-L



<-- Default




```
BB2_EVT_MAIN_W002 BB2_FVT_MAIN_L001
BB2_EVT_MAIN_W017
BB2_EVT_MAIN_W018
BB2_SVT_MAIN_W003
```









Main Func = PCH










## BB2 SVT MAIN W003



# Thermal Sensor

TABLE:

Sensor	Target
U2603	DIMM
U2604	Charger
U2601	SSD
Q2603	CPU DCDC
Q2605	FAN



Alert# / T\_CRIT# Pull-up Resistor v.s. Alert temperature (°C)

NTC7717U Table:		R2627 \ R2639		R2635 \ R2640		2.0K	7.5K	10.5K	14.0K	18.7K
R2641										
2.0K	75	2.0K	77	87	97	107	117			
7.5K	90	7.5K	79	89	99	109	119			
10.5K	100	10.5K	81	91	101	111	121			
14.0K	105	14.0K	83	93	103	113	123			
18.7K	110	18.7K	85	95	105	115	125			





TABLE:

ID	Target	Function
RT2601	PUS101	1D2V_S3
RT2602	PU4801	1V_VCCGT
RT2603	PO5201	1D05V_SUS
RT2604	PU4701	1V_CPU_CORE
RT2605	PO4505	5V_S5
RT2606	PO4506	3D3V_S5
RT2607	PU4404	Charger-Buck
RT2608	PU4406	Charger-Boost




PURE\_HW\_SHUTDOWN# logic table

signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN#	High	Low


LBB-2







LBB-2





<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>AUDIO (MIC I/F)</b>			
Size A4	Document Number <b>Bumblebee-2</b>		Rev <b>1</b>
Date:	Tuesday, March 03, 2020	Sheet 28 of	106



LBB-2

**AUDIO JACK SENSE**  
CLOSE TO CODEC  
6-10 mil trace recommendHGND A/HGND B trace width >70mil,  
changed to sharp will be better.**Combo Jack**

AUD1 will use BOM control to 022.10002.01H1

**Near AUD1 (AUDIO)****AUDIO JACK SENSE**

LBB-2

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.Title **AUDIO (AUDIO JACK)**Size A3 Document Number **Bumblebee-2** Rev **1**

Date: Tuesday, March 03, 2020 Sheet 30 of 106




BLANK

LBB-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>LAN (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date <div>Tuesday, March 03, 2020</div>		Sheet <div>32</div> of <div>106</div>





LBB-2

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CARD READER (SDIO/CONN)**

Size A3 Document Number **Bumblebee-2** Rev **1**

Date: Tuesday, March 03, 2020 Sheet 33 of 106



***BLANK***

LBB-2



<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		Sheet 34 of 106

Main Func = USB Charger

For USB3.0 System Port3 (For AOU)









For USB3.0 System Port4



Main Func = USB3.0 Port3 w/ AOU

Main Func = USB3.0 Port4



LBB-2

緯創資通 Wistron Corporation  
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichang,  
Taipei Hsien 221, Taiwan, R.O.C.

Title USB (USB3.0 CONN)

Size A2 Document Number Bumblebee-2 Rev 1

Date: Tuesday, March 03, 2020 Sheet 36 of 106

***BLANK***

LBB-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <b>USB (RSVD)</b>		
Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
Date: Tuesday, March 03, 2020		Sheet 37 of 106

***BLANK***

LBB-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>USB (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		Sheet 38 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

BLANK

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
SEQUENCE (RSVD)					
Size		Document Number			Rev
A4		Bumblebee-2			1
Date:		Tuesday, March 03, 2020		Sheet	39 of 106

34.36.42 PURE\_PWR\_SHUTDOWN  
51 VDDQ\_PWRGD  
17.24 VCCST\_PWRGD  
17.24.21.59 PM\_SLP\_S0M  
17.24.21.59 PM\_SLP\_S0M  
21 CPU\_CH0\_GATE#

17.24.52.53 PM\_SLP\_S0M  
24 EC\_SLP\_LAN#

24 EC\_TOUCH\_EN  
20 CPU\_TOUCH\_EN



34.36.71.80.91 FILTERH\_CPU  
17 H\_THERMTRIP\_EN  
24 S\_ENABLE  
45 PWR\_303V\_EN  
45 PWR\_3V\_EN

3 THERMTRIP\_EC  
24 RSMST\_PWRGD#  
45 VR\_EN



45 VR\_RDY  
17 RESET\_OUT#

52 100V\_S0M\_PWRGD  
52.53 100V\_S0M\_PWRGD  
17.45.52.53 3V\_S0M\_PWRGD

## Run Power



## Power Good






***BLANK***


LBB-2

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <b>SEQUENCE (RSVD)</b>		
Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
Date: Tuesday, March 03, 2020		Sheet 41 of 106


1st	VISHAY	SI7153DN-T1-GE3	084.07153.M001
2nd	AOS	AONR21357	084.21357.OA37
	Q	AO7203	084.07203.Q001
	PMB-PILS	PDV6567-01	084.06567.PM01

BB2\_EVT\_MAIN\_W006  
BB2\_EVT\_MAIN\_W008  
BB2\_SIT\_MAIN\_W012  
BB2\_SVT\_MAIN\_W003






LBB-2





	V(ILIM)	PR4423
500mA	1.2V	402K
1.0A	1.4V	332K
1.5A	1.6V	280K
2.0A	1.8V	237K
3.0A	2.2V	174K
3.25A	2.3V	162K

# of CELL	VCELL_PRES	PR4413
1-CELL	1.5V	301K
2-CELL	2.5V	140K
3-CELL	3.5V	71.5K
4-CELL	4.5V	33.2K


OFFPAGE-Signal



OFFPAGE-GAP



PT4501:  
PANASONIC 25TQC15MYF8 77.21561.01L  
NIE TONIN TEPSLR21227M25LQBR 77.21561.01L








# OFFPAGE

Main Func = CPU\_CORE



Max Current = 3.88(A)

MLCCs must be placed symmetrically on Top and Bottom.

keep more than 2.0mm height for if acoustic noise suppression MLCC use




TABLE for PU4801

ON-semi NCP302045

TABLE for PT4801

NEC TOKIN PSGB20E337M9 80.3371V.A2L  
PANASONIC ETPE330MA9L 077.23371.M001





TABLE PL4802

CYNTEC CMMED62D-R15MSOR927 068.R1510.2091  
SUMIDA 0624CDMCCDS-R15MC-D 068.R1510.1221  
MENTECH MHA0725SGR15M 068.R1510.M002

Cyntec 6.6mmx6.6mm x2mm  
DCR: 0.9 +-7% m Ohm  
Iset : 41.5A

TABLE PR4804

CYNTEC CMMED62D-R15MSOR927 068.R1510.2091  
SUMIDA 0624CDMCCDS-R15MC-D 068.R1510.1221  
MENTECH MHA0725SGR15M 068.R1510.M002

TABLE PR4803 0603 size

Rohm, ESR03EZPJ2R2  
Pana, ERJPA3J2R2V  
YDS, RN75S2CL-2R20-F

31A Iccmax  
(TDC: 18A)

	PR4804	PR4814
NCP302045L	0 Ohm	DY

LBB-2



Main Func = CPU\_CORE

BLANK

LBB-2

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**POWER (RSVD)**

Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
------------	---------------------------------------	-----------------

Date: Tuesday, March 03, 2020	Sheet 49 of 106
-------------------------------	-----------------



## OFFPAGE\_GAP









Table 2: Mode Selection

State	USM	Fs	Resistor to GND
M1	No	700kHz	0Ω
M2	Yes	700kHz	90kΩ
M3	No	500kHz	150kΩ
M4	Yes	500kHz	>230kΩ or float

## OFFPAGE




**Table 1. RF Connection and Switching Frequency**

$R_{RF}$ (k $\Omega$ )	Switching Frequency (kHz)
470k $\Omega$	290
200k $\Omega$	340
100k $\Omega$	380
39k $\Omega$	430


Note : For DEM, connect  $R_{RF}$  to GND; for CCM, connect  $R_{RF}$  to PGOOD.

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where  $V_{REF}$  is 0.704V (typ.).



#### Figure 4. Setting $V_{OUT}$ with a Resistive Voltage Divider



**<--- LOGIC**

**LBB-2**


緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title **POWER (RT8237C\_1D05V)**

Size Custom	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
Date:	Tuesday, March 03, 2020	Sheet 52 of 106

OFFPAGE



OFFPAGE-GAP




WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**






LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <b>POWER (RSVD)</b>		
Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
Date: Tuesday, March 03, 2020		Sheet 54 of 106

## LCD Backlight Power



For LCD DCBATOUT inrush current




## Near LCD1 (LCD)

AFTP5501	1	AFTE14P-GP	TOUCH_STOP#
AFTP5501	1	AFTE14P-GP	LCD_BRIGHTNESS
AFTP5503	1	AFTE14P-GP	BLON_OUT_C
AFTP5503	1	AFTE14P-GP	EPRIVACY_CONTROL
AFTP5501	1	AFTE14P-GP	LCD_SELF_TEST_ON
AFTP5501	1	AFTE14P-GP	303V_LCDVDD_S5
AFTP5501	1	AFTE14P-GP	19V_DCBATOUT_LCD
AFTP5507	1	AFTE14P-GP	303V_S0_TOUCH
AFTP5508	1	AFTE14P-GP	303V_S0_TOUCH
AFTP5509	1	AFTE14P-GP	

## For eDP VESA spec. requirement

Regarding to Intel CML/TGL platform eDP\_HPD VIH cannot meet VESA Spec requirement


EDP_HPD	Intel CML	VIH	0.7 x VDD_3.3 = 2.31 ~ 2.59V
	VESA		2.25 ~ 3.6V








## OLED Panel input voltage is 1.8V

Regarding to input voltage of BIST, please see table below: LCD\_SELF\_TEST\_ON\_1D8


Input Voltage	H-Level	VIH	0.7 x VDD_1.8	VDD_1.8	VDC
	L-Level	VIL	Vss	0.3 x VDD_1.8	VDC



LBB-2









## I2C SWITCH










# I2C SWITCH



***BLANK***

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title ***DISPLAY (RSVD)***

Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
------------	---------------------------------------	-----------------

Date: Tuesday, March 03, 2020	Sheet 59 of 106
-------------------------------	-----------------

**BLANK**

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO (RSVD)**

Size  
A4

Document Number







**Bumblebee-2**

Rev  
**1**


Date: Tuesday, March 03, 2020

Sheet 60 of 106


- 18 WLAN\_CLKREQ\_CPU\_N
- 17,33,62,71 PCIE\_WAKE#\_CPU
- 18 XTL\_3804M\_REF\_CPU
- 21 WIFI\_RF\_EN\_CPU
- 20 CNV\_BRIDT
- 20 CNV\_BRIRSP
- 19 CLKREQ0\_CNV1
- 19 RF\_RESET\_B\_CNV1
- 21 CNV\_WT\_CLK\_DP
- 21 CNV\_WT\_CLK\_DN
- 21 CNV\_WT\_DP0
- 21 CNV\_WT\_DN0
- 21 CNV\_WT\_DP1
- 21 CNV\_WT\_DN1
- 21 CNV\_WR\_CLK\_DP
- 21 CNV\_WR\_CLK\_DN
- 21 CNV\_WR\_DP0
- 21 CNV\_WR\_DN0
- 21 CNV\_WR\_DP1
- 21 CNV\_WR\_DN1
- 18 WLAN\_CLK\_CPU\_N
- 18 WLAN\_CLK\_CPU\_P
- 16 WLAN\_PCIE\_RX\_N
- 16 WLAN\_PCIE\_RX\_P
- 16 WLAN\_PCIE\_TX\_N
- 16 WLAN\_PCIE\_TX\_P
- 16 BT\_USB20\_N
- 16 BT\_USB20\_P
- 18 CPU\_CLKIN\_CL\_WLAN
- 18 CPU\_CLKIN\_DA\_WLAN
- 18 CPU\_CLKIN\_RSTA\_WLAN
- 20 -UART\_WAKE




Hybrid TYPE-E 1216  
WLAN/CNVi on board (Harrison Peak)



WLAN/CNVi on board (Harrison Peak)




WLAN/CNVi on board (Harrison Peak)




054.03149.0021



24 SSD\_DTCT#  
16 SSD\_PCIE\_RX\_N3  
16 SSD\_PCIE\_RX\_P3  
16 SSD\_PCIE\_TX\_N3  
16 SSD\_PCIE\_TX\_P3  
16 SSD\_PCIE\_RX\_N2  
16 SSD\_PCIE\_RX\_P2  
16 SSD\_PCIE\_TX\_N2  
16 SSD\_PCIE\_TX\_P2  
16 SSD\_PCIE\_RX\_N1  
16 SSD\_PCIE\_RX\_P1  
16 SSD\_PCIE\_TX\_N1  
16 SSD\_PCIE\_TX\_P1  
16 SSD\_SATA\_RX\_P  
16 SSD\_SATA\_RX\_N  
16 SSD\_SATA\_TX\_N  
16 SSD\_SATA\_TX\_P  
18 SSD\_CLK\_CPU\_N  
18 SSD\_CLK\_CPU\_P  
16 M2\_SSD\_PEDET




### TYPE-M M.2 CARD FOR SSD



062.10003.0841

Table 54. Socket 3 SSD Pinout (Mechanical Key M) On Platform


Pin	Signal	Signal	Pin
75	SSD1	SSD1	75
76	SSD1	SSD1	76
77	SSD1	SSD1	77
78	SSD1	SSD1	78
79	SSD1	SSD1	79
80	SSD1	SSD1	80
81	SSD1	SSD1	81
82	SSD1	SSD1	82
83	SSD1	SSD1	83
84	SSD1	SSD1	84
85	SSD1	SSD1	85
86	SSD1	SSD1	86
87	SSD1	SSD1	87
88	SSD1	SSD1	88
89	SSD1	SSD1	89
90	SSD1	SSD1	90
91	SSD1	SSD1	91
92	SSD1	SSD1	92
93	SSD1	SSD1	93
94	SSD1	SSD1	94
95	SSD1	SSD1	95
96	SSD1	SSD1	96
97	SSD1	SSD1	97
98	SSD1	SSD1	98
99	SSD1	SSD1	99
100	SSD1	SSD1	100
101	SSD1	SSD1	101
102	SSD1	SSD1	102
103	SSD1	SSD1	103
104	SSD1	SSD1	104
105	SSD1	SSD1	105
106	SSD1	SSD1	106
107	SSD1	SSD1	107
108	SSD1	SSD1	108
109	SSD1	SSD1	109
110	SSD1	SSD1	110
111	SSD1	SSD1	111
112	SSD1	SSD1	112
113	SSD1	SSD1	113
114	SSD1	SSD1	114
115	SSD1	SSD1	115
116	SSD1	SSD1	116
117	SSD1	SSD1	117
118	SSD1	SSD1	118
119	SSD1	SSD1	119
120	SSD1	SSD1	120
121	SSD1	SSD1	121
122	SSD1	SSD1	122
123	SSD1	SSD1	123
124	SSD1	SSD1	124
125	SSD1	SSD1	125
126	SSD1	SSD1	126
127	SSD1	SSD1	127
128	SSD1	SSD1	128
129	SSD1	SSD1	129
130	SSD1	SSD1	130
131	SSD1	SSD1	131
132	SSD1	SSD1	132
133	SSD1	SSD1	133
134	SSD1	SSD1	134
135	SSD1	SSD1	135
136	SSD1	SSD1	136
137	SSD1	SSD1	137
138	SSD1	SSD1	138
139	SSD1	SSD1	139
140	SSD1	SSD1	140
141	SSD1	SSD1	141
142	SSD1	SSD1	142
143	SSD1	SSD1	143
144	SSD1	SSD1	144
145	SSD1	SSD1	145
146	SSD1	SSD1	146
147	SSD1	SSD1	147
148	SSD1	SSD1	148
149	SSD1	SSD1	149
150	SSD1	SSD1	150
151	SSD1	SSD1	151
152	SSD1	SSD1	152
153	SSD1	SSD1	153
154	SSD1	SSD1	154
155	SSD1	SSD1	155
156	SSD1	SSD1	156
157	SSD1	SSD1	157
158	SSD1	SSD1	158
159	SSD1	SSD1	159
160	SSD1	SSD1	160
161	SSD1	SSD1	161
162	SSD1	SSD1	162
163	SSD1	SSD1	163
164	SSD1	SSD1	164
165	SSD1	SSD1	165
166	SSD1	SSD1	166
167	SSD1	SSD1	167
168	SSD1	SSD1	168
169	SSD1	SSD1	169
170	SSD1	SSD1	170
171	SSD1	SSD1	171
172	SSD1	SSD1	172
173	SSD1	SSD1	173
174	SSD1	SSD1	174
175	SSD1	SSD1	175
176	SSD1	SSD1	176
177	SSD1	SSD1	177
178	SSD1	SSD1	178
179	SSD1	SSD1	179
180	SSD1	SSD1	180
181	SSD1	SSD1	181
182	SSD1	SSD1	182
183	SSD1	SSD1	183
184	SSD1	SSD1	184
185	SSD1	SSD1	185
186	SSD1	SSD1	186
187	SSD1	SSD1	187
188	SSD1	SSD1	188
189	SSD1	SSD1	189
190	SSD1	SSD1	190
191	SSD1	SSD1	191
192	SSD1	SSD1	192
193	SSD1	SSD1	193
194	SSD1	SSD1	194
195	SSD1	SSD1	195
196	SSD1	SSD1	196
197	SSD1	SSD1	197
198	SSD1	SSD1	198
199	SSD1	SSD1	199
200	SSD1	SSD1	200




LBB-2

Layout impact:  
R6410 keep 0-ohm


## Dual LED




## Near LED1



## Power Button



## Power LED



LBB-2

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **LED/BTN/POWER BTN**


Size A4 Document Number **Bumblebee-2** Rev **1**

Date: Tuesday, March 03, 2020 Sheet 64 of 106







## MB to SNBD




## Near SNBD1 (Sensor board)



## Co-Layout



LBB-2 Layout impact:  
WWAN antenna interference, change to small size



LBB-2

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**IO BOARD CONN**

Size A3 Document Number **Bumblebee-2** Rev **1**



Date: Tuesday, March 03, 2020 Sheet 66 of 106

BLANK

LBB-2

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SENSOR (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		Sheet 67 of 106

Main Func = Debug



LPC Connector

BLANK

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **SENSOR (RSVD)**

Size  
A4


Document Number

**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 69 of 106



TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode

← Logic


TABLE for Angle Detection (U7001): Tri-axis Digital Accelerometer

P/N	ADDR_SEL1	Address
LIS2DH12TR	H L	32h(W) & 33h(R) 30h(W) & 31h(R)

← Logic

TABLE of G-Sensor (U7001)

Vendor	P/N	Wistron P/N
ST	LIS2DH12TR	074.LIS2D.M001



TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode

← Logic

TABLE for Angle Detection (U7002): Tri-axis Digital Accelerometer

P/N	ADDR_SEL2	Address
BMA280	H L	32h(W) & 33h(R) 30h(W) & 31h(R)
LIS2DWLTR	H L	32h(W) & 33h(R) 30h(W) & 31h(R)

← Logic

TABLE of G-Sensor(U7002)

Vendor	P/N	Wistron P/N
BOSCH	BMA280	074.00280.0AB0
ST	LIS2DWLTR	074.LIS2D.00B0


LBB-2

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **SENSOR (G-SENSOR)**


Size A3 Document Number **Bumblebee-2** Rev **1**

Date: Tuesday, March 03, 2020 Sheet 70 of 106












L8B-2



**B82\_EVT\_MAIN\_W007**  
**B82\_EVT\_MAIN\_W008**  
**B82\_EVT\_MAIN\_W011**  
**B82\_EVT\_MAIN\_W003**  
**B82\_SVT\_MAIN\_W003**

**B82\_EVT\_MAIN\_L001**

**VOLTAGE MONITOR**

**CC PROTECTION**

**Place on BOTTOM side**

**ED7401, ED7404, ED7406, ED7408, ED7409, ED7410, ED7411, ED7413**

(CDE Test Failed)  
(CDE Test Failed)  
(CDE Test Passed)  
(CDE Test Failed)

**ED7402, ED7403, ED7405, ED7407, ED7412, ED7414**

**Co-Layout**

**DOCKING CONN**

**EMC**

**EMC**

**U7402 TABLE**

**Wistron Corporation**






**EXT IO (DOCKING CS18 CONN)**

**Bumblebee-2**

**Rev 1**

**Date:** Tuesday, March 03, 2020

**Sheet 74 of 108**

[illegible]



**BLANK**

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**GPU (RSVD)**

Size  
A4

Document Number

**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 76 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

BLANK

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU (RSVD)					
Size A4	Document Number Bumblebee-2				Rev 1
Date: Tuesday, March 03, 2020			Sheet 77 of 106		

**BLANK**

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**GPU (RSVD)**

Size  
A4

Document Number

**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 78 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU (RSVD)					
Size	Document Number				Rev
A4	Bumblebee-2				1
Date: Tuesday, March 03, 2020			Sheet 79 of 106		

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU (RSVD)					
Size	Document Number				Rev
A4	Bumblebee-2				1
Date: Tuesday, March 03, 2020			Sheet 80 of 106		



WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU (RSVD)					
Size	Document Number				Rev
A4	Bumblebee-2				1
Date: Tuesday, March 03, 2020			Sheet 81 of 106		

BLANK

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**GPU (RSVD)**

Size  
A4

Document Number

**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 82 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU (RSVD)					
Size	Document Number				Rev
A4	Bumblebee-2				1
Date: Tuesday, March 03, 2020			Sheet 83 of 106		

**BLANK**

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size  
A4

Document Number

**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 84 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
GPU (RSVD)		
Size	Document Number	Rev
A4	Bumblebee-2	1
Date:	Tuesday, March 03, 2020	Sheet 85 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		Sheet 86 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		Sheet 87 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		Sheet 88 of 106



## Screw Pad

H1 HOLE237R103-S1  
Special GND HOLE for Layout



H3 HOLE237R103-GP  
ZZ.00PAD.EJ1



H4 HOLE237R103-GP  
ZZ.00PAD.EJ1



H5 HOLE217R103-GP  
ZZ.00PAD.AI1



H6 HOLE217R103-GP  
ZZ.00PAD.AI1



H9 HOLE233B158R142-GP  
ZZ.00PAD.VK1



H10 HOLE233B158R142-GP  
ZZ.00PAD.VK1



H11 HOLE233B158R142-GP  
ZZ.00PAD.VK1



H12 HOLE233B158R142-GP  
ZZ.00PAD.VK1



## Stand Off

H20 STFT236B142R128H43-3-GP  
34.4I.V01.101



H21 STFT236B142R128H43-1-GP  
34.4I.V02.001  
For M.2 SSD



H14 STFT237B142R113H47-GP  
434.0DA01.0001



H15 STFT237B142R113H47-GP  
434.0DA01.0001



## Spring Plate

SPR1 SPRING-31-GP-U  
34.4U204.001



SPR2 SPRING-64-GP  
34.4H602.001



## Special GND HOLE for Layout




H1.1 HOLET475X368B453X362R119-2P-S1





H2 HOLET583X414B544X317R119-2P-S




H3 HOLET662X368B512X328R103-2P-S2




## Test Point




## RF CAPS




## EMI CAPS





## Near NFC1 (NFC)



Pin	Symbol	Pin Type	Refer	Description
1	VBAT	Input Power	N/A	Power supply from system (4.5V - 5.5V)
2	PVDD	Input Power	N/A	Power supply to I/O (3.0V - 3.6V)
3	I2C_SDA	I/O	PVDD	I2C data
4	I2C_SCL	I	PVDD	I2C clock
5	GND	G	N/A	Ground
6	IRQ	O	PVDD	Interrupt from NFC module to the host (Host Wake)
7	NFC_Presence	G	N/A	Connect to ground for NFC module presence bit (Low active)
8	VEN	I	VBAT	Reset pin. Set the device in Hard Power Down
9	TX_PWR_REQ	O	VDD	(External TX power supply request) (Active high 1.8V level output) Indicates NFC busy state during NFC communication to touchpad.
10	PMUVCC	Input Power	N/A	Power supply to UICC(1.78V~3.3V)
11	SWIO_UICC	I/O	VDD(SIM)	SWP data connection to SIM
12	DWL_REQ	I	PVDD	Firmware download control pin
S1	GND	G	N/A	Ground
S2	GND	G	N/A	Ground

Remark: P = power supply, G = ground, I = input, O = output, I/O = input/output

LBB-2

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO (NFC)**

Size A4	Document Number <b>Bumblebee-2</b>	Rev <b>1</b>
Date: Tuesday, March 03, 2020	Sheet 90 of 106	







TABLE		071.00750.0D03	071.33232.0J03	071.09670.0H03
Pin No	TCG PTP Spec(V38)	NuvoTon NPCT750LABYX	ST Micro ST33HTPH2X32AHD4	Infineon 8188870B/G3.0/600.65
1	VDD	V5B	NC	V5B
2	GND	NC	GND	GND
3	NC	NC	NC	NC
4	GPIO	GPIO/PP	PP	NC
5	NC	NC	NC	NC
6	GPIO	GPIO3	NC	GPIO
7	GPIO	NC	GPIO	PP
8	VDD	VHIO	NC	VDD
9	NC	NC	NC	GPIO
10	NC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	NC
13	GPIO	GPIO4	NC	NC
14	NC	NC	NC	NC
15	NC	NC	NC	NC
16	GND	GND	NC	NC
17	SPI_RST#	RST#	SPI_RST#	RST#
18	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#	PIRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	SCS#/GPIO5	SPI_CS#	CS#
21	MOSI	MOSI/GPIO7	MOSI	MOSI
22	VDD	VHIO	VPS	V5B
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	NC
28	NC	NC	NC	NC
29	SDA/GPIO1	SDA/GPIO0	NC	NC
30	SCL/GPIO0	SCL/GPIO1	NC	NC
31	NC	NC	NC	NC
32	NC	NC	NC	GND




LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (FINGERPRINT)</div>		
Size <div>A4</div>	Document Number <div>Bumblebee-2</div>	Rev <div>1</div>
Date: Tuesday, March 03, 2020		
Sheet 92 of 106		





LBB-2

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
<b>EXT IO (ACTIVE PEN)</b>					
Size A4	Document Number <b>Bumblebee-2</b>				Rev <b>1</b>
Date: Tuesday, March 03, 2020		Sheet 93 of 106			



## Smart Card Reader CONN

### Near Smart Card Reader CONN (CARD1)



LBB-2

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
<b>EXT IO (SMART CARD)</b>			
Size A4	Document Number <b>Bumblebee-2</b>		Rev <b>1</b>
Date: Tuesday, March 03, 2020		Sheet 94 of 106	

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
EXT IO (RSVD)		
Size	Document Number	Rev
A4	Bumblebee-2	1
Date:	Tuesday, March 03, 2020	Sheet 95 of 106

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
COMMERCIAL (RSVD)					
Size		Document Number			Rev
A4		Bumblebee-2			1
Date:		Tuesday, March 03, 2020		Sheet	96 of 106



BLANK

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**COMMERCIAL (RSVD)**

Size  
A4

Document Number

**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020

Sheet 97 of 106

BLANK

LBB-2

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**COMMERCIAL (RSVD)**

Size  
A4

Document Number


**Bumblebee-2**

Rev  
**1**

Date: Tuesday, March 03, 2020


Sheet 98 of 106

Main Func = Debug



## XDP Connector

## APS Connector



LBB-2

<b>緯創資通</b>			<b>Wistron Corporation</b>		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>DEBUG (XDP/APS)</b>					
Size A4	Document Number <b>Bumblebee-2</b>				Rev <b>1</b>
Date: Tuesday, March 03, 2020	Sheet 99		of 106		

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review

**BLANK**

LBB-2

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TABLE OF CONTENT			
Size	Document Number		Rev
A4	Bumblebee-2		1
Date:	Tuesday, March 03, 2020	Sheet 100 of	106

BLANK

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Team Review


LBB-2

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CHANGE HISTORY					
Size	Document Number				Rev
A4	Bumblebee-2				1
Date:	Tuesday, March 03, 2020			Sheet	101 of 106


# Intel-Power Up Sequence

#607109\_CML\_U\_PDG\_Rev1p2\_P.629

(AC mode)



LBB-2





LBB-2

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **POWER BLOCK DIAGRAM**

Size A3 Document Number **Bumblebee-2** Rev **1**  
Date: Tuesday, March 03, 2020 Sheet 103 of 106

PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram





### ***Thermal Block Diagram***



### Audio Block Diagram

